

METHOD FOR FAST SYNCHRONIZATION OF BLOCK ENCODERS

AND DECODERS IN BLOCK-CODED BIDIRECTIONAL DATA

5

TRANSMISSION VIA A BIT-ORIENTED CHANNEL

Background of the Invention:

Field of the Invention:

The invention pertains to method of synchronizing transmission devices in block-coded bidirectional data transmission via a bit-oriented channel, wherein transmission devices are arranged at a transmitting end and a receiving end.

In synchronous transmissions of binary data via a bit-oriented channel, the clock must be recovered at the receiving end.

This is the only way in which the receiver is able to correctly detect and extract the data. A bit-oriented channel is understood to be the transmission of data without a higher-level frame structure. For the clock recovery to be possible,

10 the transmitter must guarantee that the transition density (transitions from 0 to 1 and conversely) is sufficiently high.

However, this is influenced by the physical state of the transmission link. The data must, therefore, be adapted to the transmission situation. For this purpose, block encoders are 20 used. At the transmitting end, concatenated coded blocks of equal length are transmitted which are decoded at the

receiving end. However, decoding is only possible if the block boundaries are reliably detected. The receiving decoder must thus be synchronized to the block boundaries.

5 In networks with protection switching, this synchronization must be done as quickly as possible so that the fewest possible data items are lost.

Previous solution methods have the disadvantage that the dynamic response of the transmission process is impaired

10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
289
290
291
292
293
294
295
296
297
298
299
299
300
301
302
303
304
305
306
307
308
309
309
310
311
312
313
314
315
316
317
318
319
319
320
321
322
323
324
325
326
327
328
329
329
330
331
332
333
334
335
336
337
338
339
339
340
341
342
343
344
345
346
347
348
349
349
350
351
352
353
354
355
356
357
358
359
359
360
361
362
363
364
365
366
367
368
369
369
370
371
372
373
374
375
376
377
378
379
379
380
381
382
383
384
385
386
387
388
389
389
390
391
392
393
394
395
396
397
398
399
399
400
401
402
403
404
405
406
407
408
409
409
410
411
412
413
414
415
416
417
418
419
419
420
421
422
423
424
425
426
427
428
429
429
430
431
432
433
434
435
436
437
438
439
439
440
441
442
443
444
445
446
447
448
449
449
450
451
452
453
454
455
456
457
458
459
459
460
461
462
463
464
465
466
467
468
469
469
470
471
472
473
474
475
476
477
478
479
479
480
481
482
483
484
485
486
487
488
489
489
490
491
492
493
494
495
496
497
498
499
499
500
501
502
503
504
505
506
507
508
509
509
510
511
512
513
514
515
516
517
518
519
519
520
521
522
523
524
525
526
527
528
529
529
530
531
532
533
534
535
536
537
538
539
539
540
541
542
543
544
545
546
547
548
549
549
550
551
552
553
554
555
556
557
558
559
559
560
561
562
563
564
565
566
567
568
569
569
570
571
572
573
574
575
576
577
578
579
579
580
581
582
583
584
585
586
587
588
589
589
590
591
592
593
594
595
596
597
598
599
599
600
601
602
603
604
605
606
607
608
609
609
610
611
612
613
614
615
616
617
618
619
619
620
621
622
623
624
625
626
627
628
629
629
630
631
632
633
634
635
636
637
638
639
639
640
641
642
643
644
645
646
647
648
649
649
650
651
652
653
654
655
656
657
658
659
659
660
661
662
663
664
665
666
667
668
669
669
670
671
672
673
674
675
676
677
678
679
679
680
681
682
683
684
685
686
687
688
689
689
690
691
692
693
694
695
696
697
698
699
699
700
701
702
703
704
705
706
707
708
709
709
710
711
712
713
714
715
716
717
718
719
719
720
721
722
723
724
725
726
727
728
729
729
730
731
732
733
734
735
736
737
738
739
739
740
741
742
743
744
745
746
747
748
749
749
750
751
752
753
754
755
756
757
758
759
759
760
761
762
763
764
765
766
767
768
769
769
770
771
772
773
774
775
776
777
778
779
779
780
781
782
783
784
785
786
787
788
789
789
790
791
792
793
794
795
796
797
798
799
799
800
801
802
803
804
805
806
807
808
809
809
810
811
812
813
814
815
816
817
818
819
819
820
821
822
823
824
825
826
827
828
829
829
830
831
832
833
834
835
836
837
838
839
839
840
841
842
843
844
845
846
847
848
849
849
850
851
852
853
854
855
856
857
858
859
859
860
861
862
863
864
865
866
867
868
869
869
870
871
872
873
874
875
876
877
878
879
879
880
881
882
883
884
885
886
887
888
889
889
890
891
892
893
894
895
896
897
898
899
899
900
901
902
903
904
905
906
907
908
909
909
910
911
912
913
914
915
916
917
918
919
919
920
921
922
923
924
925
926
927
928
929
929
930
931
932
933
934
935
936
937
938
939
939
940
941
942
943
944
945
946
947
948
949
949
950
951
952
953
954
955
956
957
958
959
959
960
961
962
963
964
965
966
967
968
969
969
970
971
972
973
974
975
976
977
978
979
979
980
981
982
983
984
985
986
987
988
989
989
990
991
992
993
994
995
996
997
998
999
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2079
208

Summary of the Invention:

It is accordingly an object of the invention to provide a method of synchronizing transmission devices in block-coded bidirectional data transmission via a bit-oriented channel, which overcomes the above-mentioned disadvantages of the heretofore-known devices and methods of this general type and which provides for a novel approach to how fast synchronization to block boundaries can be performed with simple means.

20

With the foregoing and other objects in view there is provided, in accordance with the invention, a method of synchronizing transmission devices in a block-coded bidirectional data transmission via a bit-oriented channel, wherein transmission devices are disposed at a transmitting

25

end and at a receiving end. The method comprises the following steps:

5 placing the two transmission devices into an asynchronous synchronization state at a beginning of a data transmission and in each case transmitting first flags to a respectively opposite end, and first synchronizing each of the transmission devices to one of the first flags and further flags received thereby; and

10 upon a successful synchronization by one of the two transmission devices, transmitting the further flags to the opposite end until no further first flags are received by the opposite end and synchronization has thus been achieved at both transmission devices, and subsequently starting a data transmission.

15 The advantageous factor in the invention is that it provides fast synchronization of block encoding systems. The method according to the invention can be applied to any block code having block lengths of greater than 1. Using the two flags as 20 synchronization aid makes it possible to inform the opposite end of one's own synchronization state even if it is not yet synchronized. This does not disturb the synchronization process. As a result, it is possible to detect immediately

that the opposite end is synchronous, and the transmission of user data can be started.

In accordance with a concomitant feature of the invention, the 5 transmission devices are coding systems comprising one of block encoders and block decoders.

Although the invention is illustrated and described herein as embodied in a method for fast synchronization of block 10 encoders and decoders in a block-coded bidirectional data transmission via a bit-oriented channel, it is nevertheless not intended to be limited to the details shown, since various 15 modifications and structural changes may be made therein without departing from the spirit of the invention and within the scope and range of equivalents of the claims.

The construction and method of operation of the invention, however, together with additional objects and advantages thereof will be best understood from the following description 20 of specific embodiments when read in connection with the accompanying drawings.

Brief Description of the Drawings:

Fig. 1 is a state diagram of the synchronization method 25 according to the invention;

Fig. 2 is a block diagram illustrating a solution with correlation before the decoder;

Fig. 3 is a block diagram of a solution with correlation
5 without offset detection before the decoder; and

Fig. 4 is a block diagram of a solution with synchronization
after the decoder.

10 Description of the Preferred Embodiments:

Referring now to the figures of the drawing in detail and
first, particularly, to Fig. 1 thereof, there is shown a state
diagram of the synchronization method. As a prerequisite, a
bidirectional transmission link is considered. The coded
blocks to be transmitted via this link should always have the
same length (same number of bits) and be seamlessly
concatenated. This means that the start-of-block boundaries
are always arranged at the same distance from one another. It
is, therefore, completely sufficient to synchronize the block
20 decoder of the receiver only once, namely at the beginning of
data transmission.

To perform the synchronization, synchronization aids in the
form of concatenated synchronization flags are transmitted. At
25 the receiving end, the block boundaries can be detected by
means of these flags. The actual user data which are sent as

block-encoded data blocks are only transmitted when it has been detected that the opposite end is reliably block-synchronous. The respective opposite end is informed of the synchronization status by the synchronization flags. For this purpose, the method uses two different synchronization flags, namely, an ASYNC flag and a SYNC flag. The ASYNC flag informs the opposite end that there is not yet own synchronization to the block boundaries. The SYNC flag informs that own synchronization with the block boundaries is given. For this purpose, the two flags must fulfill the following characteristics:

- a) There must be no period within a flag.
- b) Both flags must have the same length.
- c) A flag must have the length of a data block to be encoded (or a multiple thereof).
- d) If flags are periodically concatenated, the bit sequence produced must not contain any sequence which corresponds to the other flag.
- e) When concatenated flags are sent, the transition density must be high enough.

20

At the beginning of the synchronization process, the two encoding systems are set to the initial state 1 ("asynchronous") by a reset pulse (Reset). In this context, a coding system is understood to be one of the configurations

shown in Figs. 2-4. Each of the two coding systems operates in accordance with the state diagram shown in Fig. 1.

State 1 (coding system is asynchronous) :

5 Concatenated ASYNC flags are sent. Attempts are made here to detect the block boundaries by means of the incoming synchronization flags and to synchronize to these.

State 2 (coding system is synchronous and the opposite end is
10 asynchronous) :

Concatenated SYNC flags are sent. The SYNC flags are sent without offset with respect to the ASYNC flags sent previously. This means that the periodic position of the block boundaries does not shift for the opposite end.

15 State 3 (both coding systems are synchronous) :

No further synchronization flags are sent but concatenated coded blocks (user data). The coded blocks are sent without offset with respect to the ASYNC flags or SYNC flags
20 previously sent. That is to say the periodic position of the block boundaries does not shift for the opposite end.

Transition 1-1:

The block boundaries have not been reliably detected (there is
25 no block synchronism established as yet) or a reset was generated by an external position.

Transition 1-2:

The block boundaries have been reliably detected. Typically, an adequate number (e.g. 3-10) of successive error-free ASYNC flags must be correctly received. Block synchronism is 5 established.

Transition 1-3:

The block boundaries have been reliably detected. Typically, 10 an adequate number (e.g. 3-10) of successive, error-free ASYNC flags or SYNC flags must be correctly received. Block synchronism is established. At the least, an adequate number of SYNC flags must have been received last.

15 Transition 2-2:

The reception of ASYNC flags has been reliably detected.

Transition 2-3:

It has been reliably detected that no further ASYNC flags are 20 received. Typically, an adequate number of ASYNC flags (number: 3-10) has no longer been received in succession.

Transition 2-1:

Reset has been generated from an external position.

25

Transition 3-3:

No reset has been generated from an external position.

Transition 3-1:

Reset has been generated from an external position.

5

The prerequisite for transitions 1-2, 1-3, 2-2, 2-3, 3-3 is that no reset has been generated. Depending on the block code used, a reset can be generated not only by an external position but also in the case of code violations occurring too frequently.

10

The following text outlines an example of a synchronization process.

15

Let us presume, in the example, that both coding systems assume an asynchronous synchronization state. Both are sending ASYNC flags. The coding system arranged at the receiving end first synchronizes to the received ASYNC flag and then, in turn, sends SYNC flags. The coding system arranged at the transmitting end synchronizes to the SYNC flag and begins a normal data transmission. The coding system arranged at the receiving end then receives no further ASYNC flags and also begins data transmission.

20

25

A further development consists in receiving ASYNC flags in state 3. This leads to a transition into state 2. This makes

it possible to request a needed synchronization aid from the opposite end. The prerequisite for this is that the ASYNC flag cannot occur in normal operation. This means that at least one block contains the flag (flag can consist of a number of 5 blocks) which does not occur in the block code used. The only differences from the above state diagram are found in the new transition 3-2.

Transition 3-2:

10 The reception of ASYNC flags has been reliably detected. For this purpose, an adequate number (3-10) of successive error-free ASYNC flags must be usually received.

15 This variation only functions if the flags are evaluated before the decoder (as, for example, in the devices according to Figs. 2, 3).

20 Fig. 2 shows a solution of a coding system with a correlation before the decoder. In this system, the individual blocks serve the following task:

The transmitter input forwards the data to be coded to a block forming circuit (transmitter).

25 The block forming circuit (transmitter) receives data at its input. The data can be bit-oriented or also already block-

oriented. From the data, a block-oriented data stream is generated. The block size corresponds to the length of the data block to be coded by the subsequent encoder (block size N). This means that the data stream also provides information 5 relating to the block boundaries to the subsequent encoder. The individual blocks all have the same length.

10 The encoder receives the data blocks (block size N) to be coded from the block forming circuit (transmitter) and codes it into blocks with block size M. At the output, block-coded data are present. The block boundaries are known to the subsequent selection switch.

15 An ASYNC flag forming circuit forms a block which has the same length as a coded block, or a multiple (block size $k \cdot M$). The content of the block consists of the ASYNC flag. At the output, this data block is provided to the selection switch (block-synchronous switch). The flag length is known to the subsequent switch.

20 A SYNC flag forming circuit forms a block which has the same length as a coded block, or a multiple (block size $k \cdot M$). The content of the block consists of the SYNC flag. At the output, this data block is provided to the selection switch. The flag 25 length is known to the subsequent switch.

The block-synchronous switch is controlled by the state machine, which controls the selection of the data block to be forwarded from the three inputs (ASYNC flag forming circuit, SYNC flag forming circuit, and encoder). Switching is done 5 block-synchronously (switching only occurs at the block boundaries or flag boundaries, block size M, flag size $k \cdot M$). The flags or blocks present at the inputs are always sent complete. There are no gaps between the individual blocks. The blocks selected are forwarded to the "transmitter output."

10
11
12
13
14
15

The transmitter output fulfills no other function.

A receiver input receives the data of the opposite end and forwards them to the block forming circuit. The incoming data stream is still bit-oriented. However, it contains concatenated data blocks coded by the opposite end. However, no information on the block boundaries is forwarded.

A block forming circuit (receiver) generates a block-oriented 20 data stream from the bit-oriented data stream. That means that the subsequent correlators (for ASYNC and SYNC) and the decoder also receive information on the block boundaries in addition to the data stream. The individual blocks all have the same length. The length of the data blocks corresponds to 25 the length of a block to be decoded (block size M). The block forming circuit cannot by itself check whether these block

boundaries, which initially have been arbitrarily assumed, are also correct. The block forming circuit, therefore, has a set input, which is connected to the state machine, and in each case one input which are connected to the respective

5 correlators. Correlators can determine the correct position of
the actual block boundaries with respect to the initially
random block boundaries of the block forming circuit (offset)
on the basis of the respective flag. Information relating to
the actual block boundaries is present at both inputs. The set
0 input makes it possible to select which of the two is to be
accepted. After the setting, the block forming circuit is
correctly set and the block boundaries now correspond to the
actual block boundaries.

The decoder receives, at its input, block-oriented data (block size M , data and information relating to block boundaries). The block boundaries may be incorrect during the synchronization process. It decodes the data blocks and forwards the decoder data to the "receiver output" (block size M).

20 N).

The ASYNC correlator receives, at its input, block-oriented data blocks (data and information relating to block boundaries, block size M). The block boundaries may be incorrect during the synchronization process. If ASYNC flags are sent by the opposite end, this enables the correlator to

detect that the ASYNC flag is sent. In addition, it is also capable of detecting the accurate block boundaries by means of the "ASYNC flags." This information is present at the output which is connected to the block forming circuit. The other 5 output is connected to the state machine. The ASYNC correlator thus informs the state machine of whether or not the ASYNC flag has been received. Since a flag consists of k blocks (block size M), it always takes into consideration k successive blocks.

10
11
12
13
14
15

20

The SYNC correlator receives, at its input, block-oriented data blocks (data and information relating to block boundaries, block size M). The block boundaries may be incorrect during the synchronization process. If SYNC flags are sent by the opposite end, this enables the correlator to detect that the SYNC flag is sent. In addition, it can also detect the precise block boundaries by means of the "SYNC flags". This information is present at the output which is connected to the block forming circuit. The other output is connected to the state machine. It informs the state machine of whether or not the SYNC flag has been received. Since a flag consists of k blocks (block size M), it always takes into consideration k successive blocks.

25

The state machine (also referred to as a finite state machine) here has three states, which are outlined in the following: A

reset places the state machine into state 1 ("asynchronous").

In this state, the "block-synchronous switch" is set to

accepting the "ASYNC flags." As soon as one of the two

correlators at the input signals that it has found a valid

5 flag (ASYNC or SYNC flag), it changes into another state. If

the flag found is an ASYNC flag, it changes into state 2

("synchronous and opposite end asynchronous"). The state

machine then initiates setting the correct block boundaries

("receiver block forming circuit"). This means that the

10 acceptance of the block boundary information of the ASYNC

correlator is initiated at the "receiver block forming

circuit". If the flag found is a SYNC flag, it changes into

state 3 ("both synchronous"). The state machine then initiates

setting the correct block boundaries ("receiver block forming

circuit"). This means that the acceptance of the block

boundary information of the SYNC correlator is initiated at

the "receiving block forming circuit".

In state 2 ("synchronous and opposite end asynchronous"), the

20 SYNC flag is then sent to the opposite end. This means that

the "block-synchronous switch" receives corresponding

information on the selection of the SYNC flag. If no further

ASYNC flag is received in this state, this means that the

opposite end is synchronous. The state machine changes into

25 state 3 ("both synchronous"). With this transition, it is no

longer necessary to set the "receiver block forming circuit"

since the block boundaries were already correct in state 2 ("synchronous and opposite end asynchronous"). In state 3 ("both synchronous"), the coded data have been sent. This means that the "block synchronous switch" receives information 5 on the selection of the data from the encoder. It is only possible to return from this state into state 1 by a reset. (If the ASYNC flag does not occur in the normal data stream, reliable reception of ASYNC flags can also lead to a transition into state 1.) The state machine can be set to the 10 initial state 1 ("asynchronous") from each of the 3 states by a reset.

A reset input to the state machine enables a reset signal to be input into the state machine.

Fig. 3 shows a solution with correlation without offset detection before the decoder:

The differences as compared with the configuration of Fig. 2 20 are as follows:

The block forming circuit (transmitter) provides a possibility of shifting the block boundaries by one single bit. This shifting mechanism is controlled by two inputs: an input from 25 the state machine for suppressing the shifting mechanism and

the input from the timer which supplies the pulse for shifting one bit.

A timer supplies a pulse for shifting one bit to the block
5 forming circuit (receiver) at regular intervals. The time intervals are dimensioned in such a manner that when the block boundaries are correct, the correlators detect this in time before the next shifting.

10 The ASYNC correlator here has no possibility for detecting the offset. The ASYNC correlator only determines whether the block boundaries are correct. This information is supplied to the state machine.

15 The SYNC correlator here has no possibility for detecting the offset. The SYNC correlator only determines whether the block boundaries are correct. This information is supplied to the state machine.

20 The state machine in Fig. 3: In state 1 ("asynchronous"), the shifting mechanism of the block forming circuit (receiver) is not suppressed. In state 2 ("synchronous and opposite end asynchronous") and in state 3 ("both synchronous"), the shifting mechanism of the block forming circuit (receiver) is
25 suppressed.

Fig. 4 shows a solution with synchronization after the decoder. The flags can be freely selected in this case but should have the conditions described above after the coding.

5 The encoder here receives the data blocks to be coded (block size N) from the block-synchronous switch and codes it into blocks with block size M. At the output, block-coded data are present. The block boundaries are known to the subsequent selection switch.

10
15
20
25

The ASYNC flag forming circuit forms a block which has the same length as a block to be coded or a multiple (block size $k \cdot N$). The content of the block consists of the ASYNC flag. At the output, this data block is provided to the selection switch.

20 The SYNC flag forming circuit forms a block which has the same length as a block to be coded by the encoder, or a multiple (block size $k \cdot N$). The content of the block consists of the SYNC flag. At the output, this data block is provided to the selection switch.

25 The block-synchronous switch: The state machine controls the selection of the data block to be forwarded from the 3 inputs (ASYNC flag forming circuit, SYNC flag forming circuit and block forming circuit (transmitter)). Switching is block-

1 synchronous. (Switching only takes place at the block
2 boundaries or flag boundaries, block size N, flag size $k \cdot N$).
3 The blocks present at the inputs are always sent complete.
4 There are no gaps between the individual blocks. The selected
5 blocks are forwarded to the "encoder". It receives block-
oriented data with block size N.

10 The transmitter output has no other function.

11 The receiver input receives the data of the opposite end and
12 forwards them to the block forming circuit. The incoming data
13 stream is still bit-oriented. However, it contains
14 concatenated data blocks coded by the opposite end. However,
15 no information about the block boundaries is forwarded.

16 The block forming circuit (receiver) here generates a block-
17 oriented data stream from the bit-oriented data stream. This
18 means that the decoder following the correlators also receives
19 information on the block boundaries in addition to the data
20 stream. The individual blocks all have the same length. The
21 length of the data blocks corresponds to the length of a block
22 to be decoded (block size M). The block forming circuit cannot
23 check by itself whether these block boundaries, which
24 initially have been arbitrarily assumed, are also correct. The
25 block forming circuit, therefore, has a set input which is
connected to the state machine and in each case one input

which is connected to the respective correlator. The correlators can determine the correct position of the actual block boundaries with respect to the initially random block boundaries of the block forming circuit (offset) on the basis 5 of the respective flag. Information relating to the actual block boundaries is present at both inputs. The set input makes it possible to select which of the two is to be accepted. After the setting, the block forming circuit is correctly set and the block boundaries now correspond to the 10 actual block boundaries.

100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

The decoder receives, at its input, block-oriented data (block size M, data and information relating to block boundaries). The block boundaries may be incorrect during the synchronization process. The decoder decodes data blocks and forwards the decoded data to the "receiver output" and to the two correlators (block size N).

20 The ASYNC correlator receives, at its input, block-oriented data blocks (data and information relating to block boundaries, block size M). The block boundaries may be incorrect during the synchronization process. If ASYNC flags are sent by the opposite end, this enables the correlator to detect that the ASYNC flag is sent. In addition, it is also 25 capable of detecting the precise block boundaries by means of the "ASYNC flags." This information is present at the output

which is connected to the block forming circuit. The other output is connected to the state machine. It informs the state machine of whether or not the ASYNC flag has been received. Since a flag consists of k blocks (block size M), it always 5 takes into consideration k successive blocks.

10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

The SYNC correlator receives, at its input, block-oriented data blocks (data and information relating to block boundaries, block size M). The block boundaries may be incorrect during the synchronization process. If SYNC flags are sent by the opposite end, this enables the correlator to detect that the SYNC flag is sent. In addition, it can also detect the precise block boundaries by means of the "SYNC flags". This information is present at the output which is connected to the block forming circuit. The other output is connected to the state machine. It informs the state machine of whether the SYNC flag has been received. Since a flag consists of k blocks (block size N), it always takes into consideration k successive blocks.

20

The states of the state machine are as follows: A reset places the state machine into the state 1 ("asynchronous"). In this state, the "block-synchronous switch" is set to accepting the "ASYNC flags." As soon as one of the two correlators at the 25 input signals that it has found a valid flag (ASYNC or SYNC flag), it changes into another state. If the flag found is an

ASYNC flag, it changes into state 2 ("synchronous and opposite end asynchronous"). The state machine then initiates setting the correct block boundaries ("receiver block forming circuit"). This means that the acceptance of the block

5 boundary information of the ASYNC correlator is initiated at the "receiver block forming circuit". If the flag found is a SYNC flag, it changes into state 3 ("both synchronous"). The state machine then initiates setting the correct block boundaries ("receiver block forming circuit"). This means that

10 the acceptance of the block boundary information of the SYNC correlator is initiated at the "receiver block forming circuit." In state 2 ("synchronous and opposite end asynchronous"), the SYNC flag is then sent to the opposite end. This means that the "block-synchronous switch" receives corresponding information on the selection of the SYNC flag.

If no further ASYNC flag is received in this state, this means that the opposite end is synchronous. The state machine

15 changes into state 3 ("both synchronous"). With this transition, it is no longer necessary to set the "receiver

20 block forming circuit" since the block boundaries were already correct in state 2 ("synchronous and opposite end asynchronous"). In state 3 ("both synchronous"), the coded data have been sent. This means that the "block-synchronous switch" receives information on the selection of the data from

25 the block forming circuit. It is only possible to return from this state into state 1 by a reset. The state machine can be

set to the initial state 1 ("asynchronous") from each of the 3 states by a reset.

The reset input allows a reset signal to be input to the state
5 machine.